## List of Figures

| Figures | Title   | page |
|---------|---|------|
| 1.1     | Photograph of Organic TFTs Fabricated on a Flexible Polyethylene Naphthalate (PEN)<br>Substrate showing the Mechanical Flexibility of Organic Electronics   | 3    |
| 1.2     | Photograph of the (a) First 55" AMOLED Television Launched by LG in December 2011<br>[Source : OLED, 2014]; (b) First 4.1" Organic TFT Driven AMOLED Display Demonstrated by<br>Sony, and [Source : Sony, 2010] (c) Organic RFID Tag PolyID by PolyIC [Source : RFID, 2014] | 4    |
| 1.3     | Historic Development of the Charge-carrier Mobility of Organic TFTs based on various<br>Organic Semiconductors (Data Points Taken from [Source : Dimitrakopoulos and<br>Malenfant, 2002; Sirringhaus, 2014])  | 6    |
| 1.4     | Chemical structure of Pentacene showing Two of the Resonance Forms  | 7    |
| 1.5     | Schematic diagram showing the Charge-carrier Transport in (a) an Ordered Semiconductor using the Band Model, and (b) a Disordered Semiconductor using Discrete Energy Levels, where $E_c$ is the Energy Gap   | 8    |
| 1.6     | Schematic diagram showing the Existence of the Mobility Edge in a Disordered Semiconductor [Source : Liu, 2013]   | 10   |
| 1.7     | Schematic diagram of the Vacuum Evaporation System  | 12   |
| 2.1     | Schematic structure of an n-channel MOSFET  | 16   |
| 2.2     | Energy-band diagram showing various Modes of Operation in a MOS Device  | 17   |
| 2.3     | Potential Barrier diagram between Source, Semiconductor, and Drain for Different Applied<br>Voltages [Source : Sze and Ng, 1969]  | 19   |
| 2.4     | Increase in the Number of Transistors in an Integrated Chip since 1971 (Data Points are Taken from [Source : Wikipedia, 2014]   | 20   |
| 2.5     | Reduction in the Dimension of the Transistors since 1971 (Data Points are Taken from [Source:Wikipedia, 2014]   | 20   |
| 2.6     | Simplified structure of an n-type a-Si:H TFT  | 22   |
| 2.7     | Schematic diagram showing the Energy Band Model and presence of Localized States in various conditions [Source : Powell, 1989]  | 23   |
| 2.8     | Schematic diagram of Pixel Circuit using the Feedback Voltage to overcome the Drawbacks<br>Laid by the Electrical Instability of TFTs [Source : Jafarabadiashtiani <i>et al</i> , 2005]   | 25   |
| 2.9     | Schematic diagram showing various Architecture of Organic TFTs: (a) Top-gate-top-contact (Coplanar), (b) Bottom-gate-top-contact (Staggered), (c) Top-gate-bottom-contact (Staggered), and (d) Bottom-gate-bottom-contact (Coplanar)  | 27   |
| 2.10    | Schematic diagram showing the Operating principle of p-channel and n-channel Organic TFT (Left and Right respectively)  | 29   |
| 2.11    | Photograph of the Electrical Characterization Set-up Consisting of Keithley 6200 Probe<br>Station and Agilent 4156C Parameter Analyzer  | 30   |
| 2.12    | Schematic structure of Fabricated Bottom-gate-top-contact Organic TFT   | 31   |
| 2.13    | Electrical Characteristics of an Organic TFT with W of 200 µm and L of 100 µm: (a) Transfer and (b) Output Characteristics, Pointing the Linear and Saturation Regions  | 31   |
| 2.14    | Change in Drain Current (Black Line) and Square Root of Drain Current (Blue Line) with the<br>Gate-Source Voltage for Applied Drain-source Voltage of -30 V   | 32   |
| 2.15    | Effective Charge-carrier Mobility as a function of Gate-source Voltage for Applied Drain-<br>source Voltage of -30 V  | 33   |
| 3.1     | Schematic diagram of Organic TFTs Fabricated during this Study with the Chemical structure of the SAM <i>i.e.</i> Tetradecylphosphonic Acid   | 37   |
| 3.2     | Photograph of a Fresh Polyethylene Naphthalate Substrate  | 38   |
| 3.3     | Chemical structures of Hole-transport Organic Semiconductors Investigated in this Study:<br>(a) Pentacene, (b) DNTT, (c) C10-DNTT and (d) DPh-DNTT  | 40   |
| 3.4     | Chemical structures of Electron-transport Organic Semiconductors: (a) $F_{16}$ CuPc and (b) NTCDI   | 41   |
| 3.5     | Photograph of a Polyimide Shadow Mask Used in Deposition Process  | 42   |
| 3.6     | Schematic diagram showing the step-by-step Fabrication Process of Organic TFTs on Flexible Plastic Substrates   | 43   |
| 3.7     | Photograph of the Two Vacuum Evaporation System Used for Depositing Metal and   | 44   |

|      | Organic Semiconductor Films   |    |
|------|---|----|
| 3.8  | Photograph of the Oxygen Plasma System Used for Growing Thin-layer of Dielectric  | 44 |
| 3.9  | (a) Photograph of Fabricated Devices on a Flexible Polyethylene Naphthalate Substrates, and (b) Optical Micrograph of an Organic TFT with L of 30 µm and W of 100 µm  | 45 |
| 3.10 | (a) Transfer and (b) Output; Characteristics of a Fresh Pentacene Flexible TFT Measured shortly after the Fabrication   | 46 |
| 3.11 | (a) Transfer and (b) Output; Characteristics of a Fresh DNTT Flexible TFT Measured shortly after the Fabrication  | 47 |
| 3.12 | (a) Transfer and (b) Output; Characteristics of a Fresh $C_{10}$ -DNTT Flexible TFT Measured shortly after the Fabrication  | 47 |
| 3.13 | (a) Transfer and (b) Output; Characteristics of a Fresh DPh-DNTT Flexible TFT Measured shortly after the Fabrication  | 48 |
| 3.14 | (a) Transfer and (b) Output; Characteristics of a Fresh $F_{16}$ CuPc Flexible TFT Measured shortly after the Fabrication   | 49 |
| 3.15 | (a) Transfer and (b) Output; Characteristics of a Fresh NTCDI Flexible TFT Measured shortly after the Fabrication   | 50 |
| 3.16 | Effect of Multiple Scans on the Transfer Characteristics of TFTs based on DPh-DNTT<br>Semiconductor; Black and Green Curves Indicate the plots of 1 <sup>st</sup> and 1985 <sup>th</sup> Scan (Last Scan<br>after 10 Hours), respectively   | 51 |
| 3.17 | Changes in (a) Threshold Voltage, and (b) Field-effect Mobility Extracted from the Transfer<br>Characteristic of DPh-DNTT TFT due to Multiple Continuous Scans for 10 Hours on the Same<br>Device   | 52 |
| 3.18 | (a) Transfer, and (b) Output; Curves of DPh-DNTT TFTs, Measured occasionally with a Period of a Day or Few Days for 40 Days, showing the Changes in Electrical Characteristics,   | 53 |
| 3.19 | Plots of (a) Transfer and (b) Output; Curves of the same Flexible NTCDI TFTs, after<br>Exposure to Ambient Conditions for a Period of 10 Days   | 54 |
| 4.1  | Schematic diagram showing the Set-up Used for Bias-stress Measurements; where Negative (Positive) Voltages are Applied for p-channel (n-channel) TFTs to Operate the Device in On State   | 58 |
| 4.2  | Development of Normalized Drain Current of a-Si:H TFTs in Saturation Region at a Constant Gate Field of $\sim 2.5 \times 10^5$ V/cm [Hekmatshoar <i>et al</i> , 2008]   | 59 |
| 4.3  | Influence of Bias-stress on Normalized Drain Current over Time for (a) Pentacene, (b) DNTT, (c) $C_{10}$ -DNTT, (d) DPh-DNTT, (e) $F_{16}$ CuPc, and (f) NTCDI TFTs on Equal Applied Voltages at Gate-source and Drain-source <i>i.e.</i> $V_{CS} = V_{DS}$   | 62 |
| 4.4  | Variation of Normalized Drain Current over Time for (a) Pentacene, (b) DNTT, (c) $C_{10}$ -DNTT, (d) DPh-DNTT, (e) $F_{16}$ CuPc, and (f) NTCDI TFTs when Constant Drain-source Voltage of ±3.0 V and Gate-source Voltage of ±3.0 V. ±2.5 V, and ±2.0 V are Applied   | 63 |
| 4.5  | Change of the Normalized Drain Current with Time for (a) p-channel (Pentacene, DNTT, $C_{10}$ -DNTT, and DPh-DNTT) TFTs on Applied Voltage of -2.0 V at Gate-source and Drain-source Terminals and (b) n-channel ( $F_{16}$ CuPc and NTCDI) TFTs during Applied Voltage of +3.0 V and +2.0 V at Drain-source and Gate-source Terminals, respectively  | 64 |
| 4.6  | 10%-current-decay Lifetimes Plotted as a function of the Applied Gate-source Voltage for (a) p-channel TFTs (Pentacene, DNTT, $C_{10}$ -DNTT, and DPh-DNTT) when $V_{GS} = V_{DS}$ , (b) p-channel TFTs when $V_{DS} = -3.0$ V, (c) n-channel TFTs ( $F_{16}$ CuPc and NTCDI), when $V_{GS} = V_{DS}$ , and (d) n-channel TFTs when $V_{DS} = +3.0$ V   | 65 |
| 4.7  | 10%-current-decay Lifetimes Plotted as a function of the Gate Overdrive Voltage (Difference between the Applied Gate-source Voltage and the Threshold Voltage of the TFT) for (a) p-channel TFTs (Pentacene, DNTT, $C_{10}$ -DNTT, and DPh-DNTT) when $V_{GS} = V_{DS}$ , (b) p-channel TFTs when $V_{DS} = -3.0$ V, (c) n-channel TFTs ( $F_{16}$ CuPc and NTCDI), when $V_{GS} = V_{DS}$ , and (d) n-   | 66 |
| 4.8  | channel IFTs when $V_{DS} = +3.0 \text{ V}$<br>Measured Electrical Characteristics for p-channel TFTs: (a) Transfer and (b) Output<br>Characteristics; of DPh-DNTT TFTs Before and After Stress Produced on Applying -2.0 V at<br>Gate-source and Drain-source Terminals for 500,000 sec, (c) Transfer and (d) Output<br>Characteristics; of DNTT TFTs Before and After Stress Produced on Applying -2.0 V at Gate-<br>source and Drain-source Terminals for 540,000 sec, where Black and Red Curves Indicate | 68 |
| 4.9  | Measurement Results Before and After Stress<br>Measured Electrical Characteristics for n-channel TFTs: (a) Transfer and (b) Output<br>Characteristics; of NTCDI TFTs Before and After Stress Produced on Applying 2.0 V at Gate-<br>source and Drain-source Terminals for 230,000 sec, (c) Transfer and (d) Output  | 69 |

Characteristics; of  $F_{16}$ CuPc TFTs Before and After Stress Produced on Applying 2.0 V at Gatesource and Drain-source Terminals for 8,000 sec, where Black and Red Curves Indicate Measurement Results Before and After Stress

- (a) Transfer and (b) Output Characteristics; of DPh-DNTT (p-channel) TFTs, Measured
  Before Bias-stress on a Fresh Transistor, After Bias-stress for Duration of 132,000 sec, and
  After Relaxing these Devices for 48 hours, (c) Transfer and (d) Output Characteristics; of
  NTCDI (n-channel) TFTs, Measured Before Bias-stress, After Bias-stress for Duration of
  10,000 sec, and After Relaxing these Devices for 24 hours, where Black, Red, and Blue
  Curves Indicate Measurement Results Before Stress, After Stress, and After Relaxation of
  Devices
- 4.11 Comparison of the Bias-stress Stability of TFTs Fabricated in various Technologies (a-Si:H, 73 metal oxides, organic TFTs) on the basis of the 10%-current-decay Lifetime Plotted versus the Channel Sheet Resistance. The a-Si:H data were Taken from Reference [Source : Hekmatshoar et al, 2009], the Metal-oxide TFT Data were Taken from References [Source : Riedl et al, 2007; Levy et al, 2008; Shinhyuk et al, 2011] and the Organic-TFT Data were Taken from Table 4.1 and 4.2
- 5.1 Schematic Diagram showing the Cross-section and Layout of the Long-channel Capacitors
- 5.2 Schematic Structure showing the Step-by-step Fabrication of Long-channel Capacitor 78 Devices

77

- 5.3 Schematic Diagram showing the Cross-section of the Organic TFTs Fabricated on Rigid 79 Silicon Substrates
- (a) Waveform of the Voltage Applied between the Gate Electrode and the Metal Contact of
   the LCC Devices, and (b) Displacement Current Measured on an LCC with a Channel Area of
   1.8 cm<sup>2</sup> and with DNTT as the Semiconductor and Au as the Contact Metal
- (a) Displacement Currents Measured on LCC devices with Semiconductor Areas Ranging
   from 0.9 cm<sup>2</sup> to 1.8 cm<sup>2</sup>; All Curves from the First Sweep, (b) Number of Charges Injected
   during the Forward Sweep, Extracted during the Reverse Sweep, and Trapped during
   Forward and Reverse Sweep as a function of the Semiconductor Area; All Three
   Parameters Increase approximately Linearly with the Semiconductor Area
- (a) Displacement Current Measured during 9 Successive Forward and Reverse Sweeps, (b)
   Threshold Voltage Estimated from the Onset of the Peak in the Displacement Current
   Measured during the Forward Sweep of 9 Successive Measurements, (c) Number of
   Injected, Extracted and Trapped Charges during each of 9 Successive Measurements, and
   (d) Density of Trapped Charges during each of 9 Successive Measurements
- (a) Displacement Current Measured on LCCs based on all Four Semiconductors, All with a Channel Area of 1.5 cm<sup>2</sup> and with Au as the Contact Metal; All Curves from the First Sweep,
  (b) Number of Charges Injected during the Forward Sweep and Extracted during the Reverse Sweep Plotted versus the Charge-carrier Mobility Estimated from the Displacement Current Measurements [Liang et al, 2009], (c) Density of Charges Trapped during the Displacement Current Measurement Plotted versus the Charge-carrier Mobility Estimated from the Displacement Current Measurement Plotted versus the Charge-carrier Mobility Estimated from the Displacement Current Measurement Plotted versus the Charge-carrier Mobility Estimated from the Displacement Current Measurements
- (a) Displacement Current Measured on LCCs based on Au, Cu, Ag and Pd as the Contact
   Metal, all with DNTT as the Semiconductor and all with a Channel Area of 1.8 cm<sup>2</sup>; All Curves
   from the First Sweep, (b) Calculated Threshold Voltage from DCM, (c) Density of Trapped
   Charges during 9 Successive Measurements
- 5.9 Transfer and Output Characteristics of Pentacene, DNTT, C<sub>10</sub>-DNTT, and DPh-DNTT based 89 TFTs (from Top to Bottom) Fabricated on Rigid Silicon Substrates
- A.1 (a) Transfer, and (b) Output; Curves of Pentacene TFTs Fabricated on Same Substrate 97 Measured Occasionally with a Period of a Day or Few Days for 15 days showing the Changes in Electrical Characteristics, upon Exposure to Ambient Conditions
- A.2 (a) Transfer and (b) Output; Characteristics of DNTT TFTs Fabricated on Same Substrate 98 Obtained for Shelf-life Stability Study
- A.3 Plots of (a) Transfer, and (b) Output; Curves of Flexible C₁₀-DNTT TFTs Fabricated on same 98 Substrate Measured at various Times for 15 days in Ambient Conditions
- A.4 (a) Transfer and (b) Output; Characteristics of TFTs based on F<sub>16</sub>CuPc on same Substrate 99 upon Exposure to Air for a Period of 10 days

## List of Tables

## Table Title

Measurements ( $\mu_{TFT}$ )

| 1.1 | Comparison of Different Silicon-based Semiconductor Materials with Organic<br>Semiconductors in terms of Typical Processing Temperature and Charge-carrier Mobility  | 2  |
|-----|--|----|
| 2.1 | Comparison of Different Thin-film Transistor Technology [Source : Klauk <i>et al</i> , 1999;<br>Sirringhaus, 2014]   | 21 |
| 3.1 | Extracted Values of Field-effect Mobility, Threshold Voltage, Current on/off Ratio, and<br>Subthreshold Swing of Flexible p-channel and n-channel TFTs using Six Different Organic<br>Semiconductors Investigated in this Study  | 49 |
| 3.2 | Extracted Field-effect Mobility Values, Threshold Voltage, Off current, Current on/off Ratios with Number of Scans for Flexible DPh-DNTT TFTs  | 51 |
| 4.1 | 10%-current Decay Lifetimes Measured during Bias Stress under Five Different Bias Conditions<br>for Flexible p-channel TFTs  | 67 |
| 4.2 | 10%-current Decay Lifetimes Measured during Bias Stress under Five Different Bias Conditions for Flexible n-channel TFTs   | 67 |
| 4.3 | Calculated Threshold Voltage Shift and Change in Effective Field-effect Mobility After Bias-<br>stress for p-channel (DPh-DNTT and DNTT) and n-channel (NTCDI and F <sub>16</sub> CuPc) TFTs, with<br>Stress Duration  | 70 |
| 4.4 | Extracted Field-effect Mobility and the Threshold Voltage of DPh-DNTT, DNTT, NTCDI, and F <sub>16</sub> -CuPc based TFTs, Calculated from the Electrical Characteristics Obtained Before Bias-<br>stress, After Bias-stress, and After Relaxation of Devices                                 | 72 |
| 5.1 | Number of Injected, Extracted and Trapped Charges, Density of Trapped Charges, Threshold Voltage ( $V_{th}$ ) and Charge-carrier Mobility ( $\mu_{DCM}$ ) Estimated from the Displacement Current Measurements, as well as Charge-carrier Mobility and Threshold Voltage Calculated from TFT | 90 |