

List of Figures

Figures	Title	Page
2.1	7 Layer OSI Model, Describing the Interconnections between the Different Layers	6
2.2	Information Sharing between different layers in RBAR	7
2.3	Exposed Node Problem	10
3.1	Experimentation System Setup to Measure the Impact of RF Front End Impairments on Bit Error Rate	14
3.2	Key Hardware and Software Components of the Receiver, used in Scenario 1	15
3.3	Key Building Blocks in the Transmitter Software: Dashed lines indicate a block that has been added as experimentation aid. Depicts Scenario 2, when all the three impairments are non-zero	16
3.4	M-PSK BER Performance for Scenario 1, with AWGN Channel	16
3.5	A Typical Transmitter's Radio Front End	17
3.6	Effects Of Gain Imbalance and Quadrature Skew on the Constellation of a QPSK Signal	18
3.7	M-PSK BER Performance Curves for Scenario 2	19
3.8	BER Performance Curves as a Function of Quadrature Skew and Gain Imbalance for $E_b/N_0=10$	20
3.9	Explanation of Quadrature Skew and Gain Imbalance	21
3.10	Modified Receiver Block Diagram: In order to measure quadrature skew and gain imbalance for the proposed cross layer design	24
3.11	Constellation Graph of a 8-PSK Modulated Signal: where the blue circles show the received symbols and the black lines show transitions between the symbols	25
3.12	Processing Time for Additional Measurements as a Function of the Number of Packets	25
3.13	Values of Quadrature Skew Measured over a Certain Period of Time	26
3.14	Values of Gain Imbalance Measured over a Certain Period of Time	26
3.15	Definition of a New 16-Bit Frame: which includes two reserved bits, 7 bits for quadrature skew and 7 bits for gain imbalance	27
3.16	Block Diagram of Transmitter after Addition of New Block for Implementing Proposed Cross Layer Design Optimization	27
3.17	8-PSK BER Performance Curve with $icflag = 1$	28
3.18	64-PSK BER Performance Curve with $icflag = 1$	28
4.1	Controller System Based on Feedback	32
4.2	Dependency on Process C (Fig 4.2a) and Timescale Separation Discussion (Fig 4.2b)	33
4.3	Evaluation Metrics	34
4.4	Software Portability and Extensibility	35
4.5	Synchronized Data and Control Signals	37
4.6	Hardware Architecture of the Airblue Platform	38
4.7	Hardware Architecture of the Rice WARP Platform	40
4.8	Architecture of the UT Hydra Platform	41
4.9	Comparison of Latencies for Different Bus Technologies	45
4.10	Evaluation Metrics	46
5.1	Emergence of a New Design Space Driven by Low Cost and Low Latency Requirement	49
5.2	Key Design Decisions for MAC Prototyping Systems	50
5.3	Mapping Communication Applications to Physiological Real-time Needs of Human Beings	50
5.4	Definition of Precise Timestamps Required for MAC Protocols	54
5.5	Novel Experimentation Systems using Power Meter for Fast Power Measurements	54
5.6	Precise Timing Measurements Achieved using Power Meters	55
5.7	Experimentation System used to Validate New Test Procedure using Power Meters	55
5.8	Generalized Architecture of Current PC-based SDR Systems	57
5.9	Proposed Architectural Design Capable of Meeting Latency and Cost Requirements of MAC Protocols	57
5.10	Texas Instruments RF Transceiver Chip	58
5.11	Spectrum of a QPSK signal received by the Rx port of the proposed design	60
5.12	Constellation plot of a QPSK signal received by the Rx port of the proposed design	60
5.13	Constellation plot of a 16-PSK signal received by the Rx port of the proposed design	61

5.15 EVM per OFDM symbol of a 802.11ac signal received by the Rx port of the proposed design

62